A new process for tungsten gate metal oxide semiconductor (MOS) capacitors has been developed using chemical vapor deposition (CVD) of tungsten on a thin poly-Si layer of appropriate thickness. The poly-Si acts as a sacrificial layer and is consumed during the CVD of tungsten (W). This process yields a nearly pure W metal gate after SiH4 reduction of WF6 at 300°C. Compared with sputtered tungsten films, the CVD tungsten film has lower resistivity and lower intrinsic film stress. In addition, the CVD tungsten metal gate MOS capacitor has a lower interface state density (D18) and a higher charge-to-breakdown (Q84), than sputter-deposited tungsten gate MOS capacitors.
Infroduction
As device dimensions continue to decrease for higher density and improved performance in integrated circuits, there is a growing demand for more highly conductive gate and interconnection materials. The poly-Si now used for this purpose in conventional processing has certain limitations, due mainly to limited conductivity. In addition, it is well known that the use of p-polygates has become indispensable for p-channel metal oxide semiconductor field effect transistors (MOSFET5) in the deep submicron regime. However; the penetration of boron impurities results in a shift of the threshold voltage, an increase in subthreshold swing and leakage current, and degradation of the gate oxide reliability.1-3 Metal silicides4' have been considered because their conductivities are higher than that of poly-Si by one order of magnitude. Furthermore, it is expected that materials with conductivities higher than those of silicides will be required in the future for very high density integrated circuits. Thngsten is considered a very promising gate material candidate because it makes gate implantation unnecessary. Furthermore, tungsten also provides low resistivity and near midgap work function.7 Tungsten gates have conventionally been prepared by sputtering,8 plasma-or laser-enhanced chemical vapor deposition (CVD).9"° However, conventional CVD of tungsten using silane or hydrogen reduction of WF, cannot deposit W on oxides at temperatures below 400°C. Although tungsten can be forced directly onto Si02 surfaces at temperatures above 400°C, the resulting films possess 3-type structures with high resistivity'2 and tend to peel off because of poor adhesion to the Si02. In this study, we developed a new process, in which CVD of tungsten was employed to deposit W on a thin sacrificial poly-Si layer deposited on a gate oxide prior to CVD of the W itself. The natural self-limiting Si consumption property of the chemical vapor deposition of tungsten,'3 the so-called Si reduction reaction, will cause the thin sacrificial poly-Si layer to be consumed, so that a nearly pure W metal-gate MOS capacitor will result at the low deposition temperature of 300°C. We introduce the first tungsten metal gate Electrochemical Society Active Member.
(the poly-Si layer is completely consumed) MOS capacitor with the tungsten-gate formed by CVD process; this differs from conventional tungsten-polycide gates'4 and tungsten/poly-Si gate MOS capacitors.'5 Our MOS capacitors are superior to sputter-deposited W gate capacitors with respect to MOS device applications. Experimental Samples were fabricated on (100) oriented p-type Si wafers. After initial RCA cleaning, 10 nm gate oxides were thermally grown in dry oxygen ambient at 92 5°C, followed by deposition of poly-Si layers of different thicknesses. Tungsten films of 200 nm thickness were then deposited using a CVD process via silane reduction of WF,, under the following conditions: substrate temperature 300°C, total gas pressure 100 mTorr, WF6 flow rate 20 sccm, SiH4 flow rate 10 sccm, and 112 carrier-gas flow rate 1000 sccm. For comparison purposes, sputtered-W-gate capacitors and conventional n-poly-Si-gate capacitors were also fabricated. For the sputtered-W-gate capacitors, the W gate was deposited directly on the gate oxide using dc magnetron sputtering in Ar ambient at a pressure of 8 mTorr and a deposition rate of 3 nm/mm. For the conventional n-poly-Si-gate capacitors, the poly-Si gate was 300 nm thick and was doped with POC13 at 950°C for 35 mm. The completed W-gate and polygate capacitors were treated with 60 s rapid thermal annealing (ETA) in N2 ambient at temperatures ranging from 600 to 1000°C. The poly-Si consumption thickness of the tungsten CVD process was measured using cross-sectional transmission electron microscopy (TEM). The electrical characteristics of the MOS capacitors were evaluated by C-V and I-V measurements. Stress in the W film was measured using a Tencor FLX-2320 thin-film stress measurement device.
Results and Discussion Figure 1 shows the proposed process flow. The chemical vapor deposited tungsten film is easily deposited on the poly-Si surface at 3 00°C. consumed at the initial stage by the tungsten CVD process and the amount of consumption remained constant for given a deposition condition irrespective of the deposited W film thickness. In this study, the sacrificial poly-Si layer was approximately 25 nm thick; thus, it nearly disappeared from samples upon which 25 nm poly-Si was deposited prior to the tungsten deposition. Figure 3 shows the capacitance-voltage (C-V) characteristics of the CVD tungsten gate MOS capacitors with different sacrificial poly-Si layer thicknesses. MOS capacitors with 45 nm thick sacrificial layer of poly-Si yielded a clear discrepancy between high frequency and quasi-static C-V curves in accumulation mode, as shown in Fig. 3a ; this discrepancy is attributable to the high-resistivity undoped poly-Si layer remaining after CVD. MOS capacitors started with 25 rim thick poly-Si sacrificial layers had a negligible discrepancy between their high frequency and quasistatic C-V curves in accumulation mode due to residual poly-Si, as shown in Fig. 3b . Furthermore, any residual poly-Si was later consumed by WSr formation during the subsequent thermal annealing. Figure 4 shows the sheet resistance (R) vs. annealing temperature for the W/poly-Si/Si02/Si samples with different initial poly-Si thicknesses. Samples with 45 or 30 nm thick initial poly-Si layers showed increased R, after annealing at 600°C, presumbly due to transformation of W into the WSi phase (1 < x < 2). The WSi phase formed at temperatures up to 600°C has a hexagonal structure; however, this changes to a lower resistivity tetragonal structure at temperatures above 600°C. 16 Thus, the sheet resistance of the samples decreased after annealing at temperatures above 600°C. Since samples with 45 nm thick initial poly-Si layers presumably consumed more tungsten during WSi, formation than those with 30 nm thick initial poly-Si layers, the samples with 45 nm thick poly-Si layers showed higher R, values. Samples with initial poly-Si layer 25 rim thick had no poly-Si remaining after CVD of tungsten and pure tungsten gate MOS structures were obtained. Annealing of these samples therefore involved no W suicide formation, and the sheet resistance correlation to the annealing temperature differed from samples that had thicker initial poly-Si layers. The x-ray diffraction (XRD) spectra of these samples after RTA annealing at 600, 700, and 800°C are shown in Fig. 5 . The (110) and (200) W signals indicate that the samples were low resistivity a-W phase and remained unchanged even after annealing at the temperature of 800°C. No WSi, signal was detected for these samples.
Dielectric strength of the W gate MOS capacitors was also investigated. Figure 6 shows the distribution of the dielectric breakdown fields for the CVD tungsten-gate and the sputtered-tungsten-gate MOS capacitors, as well as the n-poly-Si-gate capacitors. It can be seen that the average breakdown field of the CVD-tungsten-gate MOS capacitors is comparable with those of the sputtered-Wgate and n-po1y-Si gate MOS capacitors. Charge-tobreakdown (Qbd) was measured using constant-current stress on the 100 x 100 p.m capacitors at a current density of 10 mA/cm2. Figure 7 shows the Weibull plots of charge-. to-breakdown (Qbd) for the CVD-tungsten-, sputteredtungsten-, and n-poly-Si-gate MOS capacitors. Although the Qbd of the CVD-tungsten-gate capacitor is lower than that of the conventional n-poly-Si-gate capacitors, it is much larger than that of the sputtered-tungsten gate capacitors. This is presumably due to the large film stress of the sputtered-W-gate, which was found to be 1 X 1010 dyn/cm2. Large stress tends to induce a high interface state charge density (Q10) and fixed-oxide charge density (Q1). '7 Thus, in order to maintain a constant current injection, the gate voltage must be increased,which leads to earlier breakdown of the oxide dielectric. Figure 8 shows the flatband voltage (V0) plotted against annealing temperature for the CVD-tungsten-, sputteredtungsten-, and n-poly-Si-gate MOS capacitors. The VFB of the CVD-tungsten-gate capacitor was -0.32 V (after post-metallization sintering at 400°C), and only a slight change of 0.12 V in VE. occurred over a wide range of annealing temperatures up to 1000°C. The slight difference in flatband voltage (VFB) between the CVD-tungsten-gate and sputtered-tungsten-gate MOS capacitors was presumably due to the discrepancy of work function between the CVD and sputtered tungsten. Table I gives a comparison of characteristics between the CVD-tungsten-gate and sputtered-tungsten-gate MOS capacitors. The CVD-tungsten films showed an ct-type structure, as revealed by x-ray diffraction analysis, and had a low resistivity of 12.5 pSI cm, compared with a resistivity of more than 46 1jfl cm for the sputtered-tungsten films. The initial stress of the CVD-tungsten film was tensile, and lower than that of the sputtered-tungsten film, which was compressively stressed. The midgap interface state density (D11) of the CVD-tungsten-gate MOS capacitor was found to be about 1010 eV cm2, which was lower than that of the sputtered- 
